Minimum qualifications:

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
• 3 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog.
• Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques.
  
  

Preferred qualifications:

• Experience with a scripting language such as Python or Perl.
• Knowledge of FPGA, emulation platforms, and SOC architecture.
• Knowledge of high-performance and low power design techniques.
• Knowledge of assertion-based formal verification.
• Knowledge of one of the following areas: arithmetic units, bus architectures, processor design, accelerators, or memory hierarchies.
  
  

About the jobIn this role, you will use the ASIC design experience to be part of a team that creates the SoC Very Large Scale Integration (VLSI) design cycle from start to finish. You will collaborate with design and verification engineers in projects, creating architecture definitions with RTL coding, and running block level simulations. You will contribute in all phases of complex Application-Specific Integrated Circuit (ASIC) designs from design specification to production. Additionally, you will collaborate with members of architecture, software, verification, power, timing, synthesis and etc to specify and deliver high quality SoC/RTL. You will solve technical problems with innovative micro-architecture and practical logic solutions, and evaluate design options with complexity, performance, power and area in mind.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities

• Define the block level design document such as interface protocol, block diagram, transaction flow, pipeline, etc.
• Perform RTL development (e.g., coding and debug in Verilog, SystemVerilog, VHDL), function/performance simulation debug, and Lint/CDC/FV/UPF checks.
• Participate in synthesis, timing/power closure, and FPGA/silicon bring-up.
• Participate in test plan and coverage analysis of the block and SOC-level verification.
• Communicate and work with multi-disciplined and multi-site teams.
  
  
  

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .